program-counter

Here are 3 public repositories matching this topic...

EslamAsHhraf / Pipelined-Processor

🧠 Pipelined Processor is to design, implement and test a Harvard (separate memories for data and instructions), RISC-like, five-stages pipeline processor.

python state-machine memory processor instrumentation verilog buffers computer-architecture registers program-counter control-unit pipline pipline-operators cufe-2024 execution-unit pipelined-processor

Updated Oct 16, 2023
Verilog

Dakshay-S / 8-Bit-Processor-in-VHDL

Star

VHDL(Verilog Hardware Description Language) is a programming language using which one can simulate hardware circuits

controller vhdl verilog microprocessor mux add alu risc hdl multiplexer sub 8-bit program-counter bitwise-or bitwise-and

Updated Jul 30, 2020
Verilog

Adarsh275 / DDCO-LAB-16-Bit-Microprocessor

Star

Updated Sep 26, 2022
Verilog

Improve this page

Add a description, image, and links to the program-counter topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the program-counter topic, visit your repo's landing page and select "manage topics."

Learn more

Provide feedback

Saved searches

Use saved searches to filter your results more quickly