pipelined-processor

Here are 15 public repositories matching this topic...

yusronizza / riscv

RISC-V CPU Base Integer 32 bit ISA Implementation in Verilog HDL (Singlecycle, Multicycle, Pipelined). Update with more extension functionalities in the future.

open-source processor-architecture processor risc risc-v processor-design singlecycle-processor pipelined-processor

Updated Jan 7, 2025
Verilog

SaiManojGubbala / RISC-V

Star

A 32 Bit RISC-V Processor Implementation in Verilog

risc-v riscv32 verilog-project pipelined-risc pipelined-processor

Updated Apr 18, 2025
Verilog

aGhandhii / pipelined-arm64-processor

Star

A 5-stage pipelined 64-bit ARM processor; implemented in SystemVerilog

arm64 systemverilog computer-architecture legv8-arm pipelined-processor

Updated Nov 12, 2023
SystemVerilog

EslamAsHhraf / Pipelined-Processor

Star

🧠 Pipelined Processor is to design, implement and test a Harvard (separate memories for data and instructions), RISC-like, five-stages pipeline processor.

python state-machine memory processor instrumentation verilog buffers computer-architecture registers program-counter control-unit pipline pipline-operators cufe-2024 execution-unit pipelined-processor

Updated Oct 16, 2023
Verilog

pranav0x0112 / RISCape

Star

RISCape is a 5-stage pipelined RISC-V processor

risc-v rv32i pipelined-processor

Updated Jun 25, 2025
SystemVerilog

HafizMutahirAhmed / RV32I-5-Stage-Processor

Star

A fully pipelined 5-stage RV32I processor implemented in SystemVerilog. This design models instruction-level parallelism with forwarding and hazard detection, and passes all RISCOF compliance tests for the RV32I base ISA.

processor-architecture fpga processor riscv rtl vivado systemverilog hdl risc-v rv32i verilator processor-design fpga-programming arty-a7 risc-v-architecture five-stage riscof pipelined-processor rv32i-processor

Updated Jul 27, 2025
SystemVerilog

helcsnewsxd / armv8-pipelined-hazard-handling

Star

Pipelined ARMv8 with hazard detection and forwarding - Computer Architecture course project - Computer Science @ FAMAF (UNC)

python processor-architecture analysis assembly lab university-project forwarding computer-architecture hazard-detection system-verilog armv8 quartus hardware-description-language processor-design famaf pipelined-processor

Updated May 27, 2025
SystemVerilog

avnlk / MIPS_Processor

Star

Processor designed to execute machine code instructions generated using an MIPS assembler. The assembler takes the machine code as input and performs the required operations.

mips processor mips-processor pipelined-processor

Updated Mar 29, 2024
Python

StackedArchitect / Fault-Tolerant-RISCV

Star

A fault-tolerant, pipelined RISC-V processor system implemented in Verilog, featuring Triple Modular Redundancy (TMR), SECDED memory protection, error injection, and robust recovery mechanisms. Designed for research, education, and prototyping of reliable digital systems.

fpga fault-tolerance riscv verilog computer-architecture error-detection-correction triple-modular-redundancy secded pipelined-processor

Updated Jun 26, 2025
Verilog

RISC-Processor / Pipelined-Processor

Star

5-Stage Pipelined Processor for RV32I with Hazard Control and Branch Prediction.

risc-v processor-design pipelined-processor

Updated Apr 13, 2025
Verilog

StackedArchitect / MIPS32Bit-Pipelined-CPU

Star

This project is a custom 32-bit pipelined RISC processor in Verilog, featuring a 5-stage pipeline, hazard detection, and data forwarding. It demonstrates core CPU concepts and is ideal for learning about pipelined processor design and simulation.

cpu verilog vivado risc mips-architecture mips32 custom-processor pipelined-processor

Updated Jul 14, 2025
Verilog

Karrs725 / NYCU-S23-COLab

Star

Assignments for Computer Organization (Undergraduate Course, NYCU)

verilog vivado alu homework-assignments single-cycle-processor nycu pipelined-processor

Updated Jun 19, 2025
Verilog

algorhtym / mips-pipelined-processor

Star

A digital design project for a MIPS Reduced Instruction Set Computer (RISC) pipelined processor design that has a 5 stage basic pipeline and supports 32-bit MIPS instructions with an 8-bit wide datapath, on a 256x32 ROM and 256x8 RAM, implemented through structural VHDL

vhdl mips-architecture risc-processor structural-vhdl pipelined-processor