Skip to content

Conversation

@ph0b
Copy link
Contributor

@ph0b ph0b commented Feb 25, 2025

Returning native and preferred vector widths using an heuristic based on native simd width is incorrect.
Especially on simd8 GPUs (Intel Arc Alchemist and Flex Series), this approach doesn't match what OpenCL returns.

This set of changes aligns the behavior with OpenCL, defined here: https://github.com/intel/compute-runtime/blob/291745cdf76d83f5dc40e7ef41d347366235ccdb/opencl/source/cl_device/cl_device_caps.cpp#L236

Copy link
Contributor

@nrspruit nrspruit left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

LGTM until we have a better method to unify the values reported.

@ph0b
Copy link
Contributor Author

ph0b commented Mar 28, 2025

Hello @nrspruit, are you planning to get this merged? It's been over a month since you've approved. If you expected me to do something, please be aware I don't have write access.

@pbalcer
Copy link
Contributor

pbalcer commented Mar 28, 2025

Once a patch has been approved, the author needs to ask gatekeepers (@ intel/llvm-gatekeepers) for a merge.
In this case, there are some CI test failures, likely unrelated. Can you please rebase?

Returning native and preferred vector widths using an heuristic based on
native simd width is incorrect.

Especially on simd8 GPUs (Intel Arc Alchemist and Flex Series), this
approach doesn't match what OpenCL returns.                                                                                                  
This set of changes aligns the behavior with OpenCL, defined here:
https://github.com/intel/compute-runtime/blob/291745cdf76d83f5dc40e7ef41d347366235ccdb/opencl/source/cl_device/cl_device_caps.cpp#L236
@ph0b
Copy link
Contributor Author

ph0b commented Apr 1, 2025

Thanks @pbalcer for the clarification.
I've rebased and all checks have passed.

@intel/llvm-gatekeepers can you get this PR merged?

@uditagarwal97 uditagarwal97 merged commit 752678e into intel:sycl Apr 1, 2025
31 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

4 participants