Skip to content

Conversation

@MCHP-MPU-Solutions-SHA
Copy link
Contributor

@MCHP-MPU-Solutions-SHA MCHP-MPU-Solutions-SHA commented Aug 20, 2025

Issue: the alarm 1 do not generate interrupt
There are three compare registers in a SAM TC channel:
RA --> alarm 0
RB --> alarm 1
RC --> top_value
By default the RB/TOIB was configured as an input and no longer generates interrupt.
Set the direction of TIOB to output for alarm 1 interrupt.

Fixes #85018

This is the second attempt after the fixes to SAM4L been applied in zephyrproject-rtos/hal_atmel#49.

Issue: the alarm 1 do not generate interrupt
There are three compare registers in a SAM TC channel:
RA --> alarm 0
RB --> alarm 1
RC --> top_value
By default the RB/TOIB was configured as an input and no longer
generates interrupt.
Set the direction of TIOB to output for alarm 1 interrupt.

Fixes zephyrproject-rtos#85018

Signed-off-by: CHEN Xing <[email protected]>
@zephyrbot zephyrbot added size: XS A PR changing only a single line of code area: Counter platform: Microchip SAM Microchip SAM Platform (formerly Atmel SAM) labels Aug 20, 2025
@nandojve nandojve added this to the v4.3.0 milestone Aug 20, 2025
@sonarqubecloud
Copy link

@kartben kartben merged commit ed5b9cf into zephyrproject-rtos:main Aug 22, 2025
35 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

area: Counter platform: Microchip SAM Microchip SAM Platform (formerly Atmel SAM) size: XS A PR changing only a single line of code

Projects

None yet

Development

Successfully merging this pull request may close these issues.

drivers: counter: sam: The alarm 1 do not generate interrupt

5 participants