Skip to content

Add curly-brace code folding #162

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
wants to merge 1 commit into
base: master
Choose a base branch
from
Open

Add curly-brace code folding #162

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
7 changes: 7 additions & 0 deletions plugin/verilog_systemverilog.vim
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -128,6 +128,13 @@ let g:verilog_syntax = {
\ 'highlight' : 'verilogStatement',
\ 'syn_argument': 'transparent keepend',
\ }],
\ 'curly' : [{
\ 'match_start' : '{',
\ 'match_skip' : '/[*/].*',
\ 'match_end' : '}',
\ 'highlight' : 'verilogOperator',
\ 'syn_argument': 'transparent',
\ }],
\ 'define' : [{
\ 'match_start' : '`ifn\?def\>',
\ 'match_mid' : '`els\(e\|if\)\>',
Expand Down
11 changes: 8 additions & 3 deletions syntax/verilog_systemverilog.vim
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -173,9 +173,13 @@ function! s:SyntaxCreate(name, verilog_syntax)
let verilog_syn_region_cmd .= ' matchgroup='.entry["highlight"]
endif

let verilog_syn_region_cmd .=
\ ' start="'.region_start.'"'
\ .' end="'.region_end.'"'
let verilog_syn_region_cmd .= ' start="'.region_start.'"'

if exists('entry["match_skip"]')
let verilog_syn_region_cmd .= ' skip="'.entry["match_skip"].'"'
endif

let verilog_syn_region_cmd .= ' end="'.region_end.'"'

if exists('entry["syn_argument"]')
let verilog_syn_region_cmd .= ' '.entry["syn_argument"]
Expand Down Expand Up @@ -223,6 +227,7 @@ let s:verilog_syntax_order = [
\ 'sequence',
\ 'specify',
\ 'task',
\ 'curly',
\ ]

" Generate syntax definitions for supported types
Expand Down