``` systemverilog cover property ( a && b && c ); ``` Update: This has been fixed from other changes.