Skip to content

Conversation

@tangxifan
Copy link
Contributor

@tangxifan tangxifan commented Oct 25, 2025

Description

This is to fix a corner case where the sub tile index of IPIN may not be out of range when adding direct connections.
In such case, the builder should continue, instead of keep searching and finally abort.

Related Issue

Motivation and Context

How Has This Been Tested?

Types of changes

  • Bug fix (change which fixes an issue)
  • New feature (change which adds functionality)
  • Breaking change (fix or feature that would cause existing functionality to change)

Checklist:

  • My change requires a change to the documentation
  • I have updated the documentation accordingly
  • I have added tests to cover my changes
  • All new and existing tests passed

@github-actions github-actions bot added VPR VPR FPGA Placement & Routing Tool lang-cpp C/C++ code labels Oct 25, 2025
@tangxifan tangxifan changed the title Hotfix on a corner case where the IPIN may not exist in direct connections Hotfix on a corner case of tileable rr_graph direct connections Oct 25, 2025
@tangxifan tangxifan changed the title Hotfix on a corner case of tileable rr_graph direct connections [WIP] Hotfix on a corner case of tileable rr_graph direct connections Oct 25, 2025
Copy link
Contributor

@vaughnbetz vaughnbetz left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

LGTM

@tangxifan tangxifan changed the title [WIP] Hotfix on a corner case of tileable rr_graph direct connections Hotfix on a corner case of tileable rr_graph direct connections Oct 27, 2025
@tangxifan
Copy link
Contributor Author

@vaughnbetz Thanks for the quick review. I will merge this PR as is and then add new testcases (generated by OpenFPGA) in a follow-up PR.

@tangxifan tangxifan merged commit a3a6b16 into master Oct 27, 2025
30 checks passed
@tangxifan tangxifan deleted the xt_tileable_direct_hotfix branch October 27, 2025 00:39
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

lang-cpp C/C++ code VPR VPR FPGA Placement & Routing Tool

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants