the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.
computer architecture course final project
This project involves designing a single-core RISC-V CPU using Verilog. The design includes an Arithmetic Logic Unit (ALU) with flags, an assembly to machine code converter, a control unit, a microarchitecture and memory initialization to ensure proper functioning of the CPU.
The Logic Simulator is an advanced tool designed to facilitate the understanding of sequential circuit design. This application implements fundamental concepts of computer architecture and digital systems engineering through an intuitive drag-and-drop interface, providin
Add a description, image, and links to the verilog-project topic page so that developers can more easily learn about it.
To associate your repository with the verilog-project topic, visit your repo's landing page and select "manage topics."