#

pipelined-cpu

Here is 1 public repository matching this topic...

simplified-risc-xl

SudheerVadrevu / simplified-risc-xl

A fully modular, pipelined 32-bit RISC processor built using Verilog with testbenches and ASIC-ready structure. Part of master's coursework at BTH.

verilog digital-logic computer-architecture risc-processor asic-design pipelined-cpu bth-sweden

Updated Jul 15, 2025
Verilog

Improve this page

Add a description, image, and links to the pipelined-cpu topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the pipelined-cpu topic, visit your repo's landing page and select "manage topics."