digital-logic

Star

Here are 27 public repositories matching this topic...

TimRudy / ice-chips-verilog

Star

IceChips is a library of all common discrete logic devices in Verilog

fpga open-hardware eda digital-logic icestorm iverilog logic-circuit verilog-components 7400

Updated Nov 20, 2024
Verilog

TimRudy / uart-verilog

Star

A simple 8 bit UART implementation in Verilog, with tests and timing diagrams

fpga open-hardware eda digital-logic hardware-designs serialport icestorm uart-verilog iverilog verilog-components uart-interface

Updated May 28, 2023
Verilog

Multimedia-Processing / Digital-Logic-Design

Star

透過數位邏輯結合VHDL與Verilog的過程，作為從基礎數位邏輯到計算機系統結構，並實作出一顆CPU的教學書籍，希望未來可以成為教學範例檔案。目前將開發轉移到GitLab，因為可以呈現數學與MUL圖。

Updated Oct 25, 2023
Verilog

2catycm / SUSTech-CS202_214-Computer_Organization-Project

Star

This is the mirror for gitee in github for project assignment of cs202 / 214 Computer Organization course of Southern University of Science and Technology， which is to manufacture a CPU. 这是南方科技大学CS202/214计算机组成原理课程的大作业——实现一个CPU。

cpu mips digital-logic computer-organization-and-design sustech-course-code

Updated Jun 6, 2022
Verilog

Layheng-Hok / Digital-Piano

Star

Digital Piano: FPGA project in Verilog based on Xilinx Atrix-7 EGO1 - SUSTech's project of course CS207: Digital Logic in Fall 2023 - Score: 120/100

fpga embedded-systems verilog piano xilinx vivado digital-logic sustech digital-piano cs207 fall2023

Updated Mar 8, 2025
Verilog

tuura / sync-models

Star

Tool for creating synchronous models and behavioral specifications for asynchronous circuits

verilog model-checking digital-logic formal-verification asynchronous-circuits

Updated Jun 19, 2018
Verilog

SamuelGong / Klotski

Star

A Chinese Klotski game played on Xilinx FPGA

fpga klotski digital-logic ise huarongdao

Updated Aug 26, 2017
Verilog

lingbai-kong / FPGA-lathe-simulation-system

Star

同济大学CS《数字逻辑》大作业: 车床仿真系统TongJi University CS digital logic assignment: lathe simulation system

fpga mouse digital-logic vga sound-sensor tongji-university

Updated Apr 21, 2023
Verilog

namberino / nam85

Star

An 8085-based Computer

fpga verilog digital-logic computer-architecture 8085

Updated Dec 24, 2024
Verilog

HaydenGoodfellow / ECE241

Star

Projects from a second-year computer engineering course on digital logic (written in Verilog)

verilog digital-logic hdl fpga-soc

Updated Jan 15, 2021
Verilog

erenyildizSU / CS303-TermProject

Star

Design and simulation of digital logic circuits using Verilog

design simulation verilog circuit digital-logic

Updated Jul 4, 2025
Verilog

nevikw39 / LogicDesignLab

Star

EECS207001

fpga verilog digital-logic basys3 logic-design digital-logic-design

Updated Jan 22, 2023
Verilog

X-czh / FlappyBird

Star

FlappyBird on VGA Display using Verilog

verilog digital-logic flappybird vga-controller

Updated Dec 15, 2016
Verilog

muditbhargava66 / JTAG-1500-1687-Network-Design-and-Verification

Star

Professional IEEE 1149.1 (JTAG), 1500, and 1687 network implementation with comprehensive verification, cross-platform build system, and complete documentation. Production-ready codebase for digital test infrastructure.

coverage simulation verification embedded-systems synthesis vivado digital-logic yosys iverilog jtag boundary-scan surfer hardware-design ieee-1149 ieee-1500 ieee-1687

Updated Aug 5, 2025
Verilog

bbangjee / cse3016_computer_science_lab

Star

Sogang University Computer Science Lab 2 assignments and projects(2024)

fpga university-project verilog vivado digital-logic

Updated Jul 8, 2025
Verilog

DuttPanchal04 / rtl-design-and-synthesis-using-icarus-verilog-gtkwave-yosys

Star

A collection of Verilog-based RTL design projects with testbenches, simulated using Icarus Verilog and GTKWave. This repo showcases foundational digital logic circuits as part of my VLSI learning journey using open-source tools.