chipdesign

Here are 2 public repositories matching this topic...

Designinig a Pipeline in-order 5 stage RISC-V core RV32I-MAF

core assembly riscv rtl isa systemverilog vlsi risc-v pipline vlsi-design chipdesign

SVDB Gateway : DPI-C library that links SystemVerilog simulations with external SQLite databases for configuration, logging, and verification.

opensource sql sqlite dpi eda sqlite3 systemverilog uvm ipxact uvm-ral-model hardwareverification chipdesign asicdesig designverification

Add a description, image, and links to the chipdesign topic page so that developers can more easily learn about it.

To associate your repository with the chipdesign topic, visit your repo's landing page and select "manage topics."