Skip to content

Conversation

@ziyuezhang-123
Copy link

dt-bindings: PCI: qcom: Document the Glymur PCIe Controller
dt-bindings: phy: qcom,sc8280xp-qmp-pcie-phy: Document the Glymur QMP PCIe PHY

@ziyuezhang-123 ziyuezhang-123 changed the title Add Glymur dt-binding support FROMLIST: Add Glymur dt-binding support Oct 29, 2025
…Glymur QMP PCIe PHY

The fifth PCIe instance on Glymur has a Gen5 4-lane PHY. Document it as a
separate compatible.

Link: https://lore.kernel.org/all/[email protected]/
Signed-off-by: Prudhvi Yarlagadda <[email protected]>
Signed-off-by: Wenbin Yao <[email protected]>
Acked-by: Rob Herring (Arm) <[email protected]>
Signed-off-by: Qiang Yu <[email protected]>
@ziyuezhang-123 ziyuezhang-123 force-pushed the glymur-bindings1017 branch 2 times, most recently from f4c7287 to 83eb2c3 Compare October 30, 2025 07:31
Qiang Yu and others added 2 commits October 30, 2025 17:13
…Glymur QMP PCIe Gen4 2-lane PHY

The 4th and 6th PCIe instances on Glymur have Gen4 2-lane PHY. Document it
as a separate compatible.

Link: https://lore.kernel.org/all/[email protected]/
Signed-off-by: Qiang Yu <[email protected]>
On the Qualcomm Glymur platform the PCIe host is compatible with the DWC
controller present on the X1E80100 platform. So document the PCIe
controllers found on Glymur and use the X1E80100 compatible string as a
fallback in the schema.

Link: https://lore.kernel.org/all/[email protected]/
Signed-off-by: Prudhvi Yarlagadda <[email protected]>
Signed-off-by: Wenbin Yao <[email protected]>
Acked-by: Rob Herring (Arm) <[email protected]>
Signed-off-by: Qiang Yu <[email protected]>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant