Skip to content

Refactor how default value for vectorization switch is selected in intel/llvm#2402 #2421

@AlexeySachkov

Description

@AlexeySachkov

There is a comment from @bader:

@AlexeySachkov, I would prefer if we disable vectorizers only for SPIR target as I noted here. So if Xilinx FPGA uses different triple, it can still control the default behavior. NOTE: NVPTX, doesn't completely disables the vectorizer - https://github.com/intel/llvm/blob/sycl/llvm/lib/Target/NVPTX/NVPTXTargetTransformInfo.h#L65. It's not clear what is the impact on performance for NVPTX.

Which needs to be applied

Metadata

Metadata

Assignees

Labels

enhancementNew feature or requestperformancePerformance related issues

Type

No type

Projects

No projects

Milestone

No milestone

Relationships

None yet

Development

No branches or pull requests

Issue actions