SystemVerilog: type parameter ports #842

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Draft

kroening wants to merge 1 commit into main from parameter_ports4

Collaborator

kroening commented Nov 21, 2024

This implements grammar for SystemVerilog type parameter ports.


          SystemVerilog: type parameter ports

b4ce1eb

This implements grammar for SystemVerilog type parameter ports.

kroening added the Verilog label

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels