Correcting Wrong Extension of Verilog Language file extension in programming-languages-to-file-extensions.json #64

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Open

vishalkatigar wants to merge 1 commit into bigcode-project:main from vishalkatigar:patch-1

vishalkatigar commented Dec 12, 2023

Currently Extension for Verilog Language file on master branch is wrong

So Updated Verilog Language File extension in file-extension.json

"Verilog": [".veo"] to "Verilog": [".v",".vh",".vlg"]

Reference : https://www.intel.com/content/www/us/en/programmable/quartushelp/17.0/reference/glossary/def_v.htm#:~:text=v%2C%20.,any%20other%20standard%20text%20editor.

https://en.wikipedia.org/wiki/Verilog


          Update Verilog file extension in programming-languages-to-file-extens…

…ions.json

Author

vishalkatigar commented Dec 12, 2023

@loubnabnl, @liyongsea @lingjzhu , Please review and merge if you think this is ok

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet