Name		Name	Last commit message	Last commit date
Latest commit History 5 Commits
LICENSE		LICENSE
README.md		README.md
design.v		design.v
testbench.v		testbench.v

Repository files navigation

arithmetic-logical-unit

A Verilog Simulation of Arithmetic and Logical Unit

Output

Screenshot From 2025-10-12 10-52-24

Screenshot From 2025-10-12 10-52-37

About

A Verilog Simulation of Arithmetic and Logical Unit

BSD-2-Clause license

Report repository

Releases

No releases published

Packages

No packages published

Languages

Verilog 100.0%