This git repo contains a minimal RISC-V implementation. It implements the majority (but not all) instructions of the RV321 Base Integer Instruction Set without any extensions. Note that RISC-V is a load-store architecture, where memory is addressed as 8-bit bytes using little-endian ordering.
-
Notifications
You must be signed in to change notification settings - Fork 0
Kamator/comp_arch
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
for digital design laboratory course -> third and fourth exercise
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published