Implementation - [ ] Pipeline one or more stages of interpreting CPU instructions - [ ] Allow for higher instruction throughput - [ ] Offset memory access delays