|
31 | 31 | status = "disabled"; |
32 | 32 | }; |
33 | 33 |
|
| 34 | + usart3: uart@40004800 { |
| 35 | + compatible = "st,stm32-usart", "st,stm32-uart"; |
| 36 | + reg = <0x40004800 0x400>; |
| 37 | + interrupts = <39 0>; |
| 38 | + status = "disabled"; |
| 39 | + }; |
| 40 | + |
| 41 | + uart4: uart@40004c00 { |
| 42 | + compatible = "st,stm32-usart", "st,stm32-uart"; |
| 43 | + reg = <0x40004c00 0x400>; |
| 44 | + interrupts = <52 0>; |
| 45 | + status = "disabled"; |
| 46 | + }; |
| 47 | + |
| 48 | + uart5: uart@40005000 { |
| 49 | + compatible = "st,stm32-usart", "st,stm32-uart"; |
| 50 | + reg = <0x40005000 0x400>; |
| 51 | + interrupts = <53 0>; |
| 52 | + status = "disabled"; |
| 53 | + }; |
| 54 | + |
34 | 55 | usart6: uart@40011400 { |
35 | 56 | compatible = "st,stm32-usart", "st,stm32-uart"; |
36 | 57 | reg = <0x40011400 0x400>; |
37 | 58 | interrupts = <71 0>; |
38 | 59 | status = "disabled"; |
39 | 60 | }; |
| 61 | + |
| 62 | + uart7: uart@40007800 { |
| 63 | + compatible = "st,stm32-usart", "st,stm32-uart"; |
| 64 | + reg = <0x40007800 0x400>; |
| 65 | + interrupts = <82 0>; |
| 66 | + status = "disabled"; |
| 67 | + }; |
| 68 | + |
| 69 | + uart8: uart@40007c00 { |
| 70 | + compatible = "st,stm32-usart", "st,stm32-uart"; |
| 71 | + reg = <0x40007c00 0x400>; |
| 72 | + interrupts = <83 0>; |
| 73 | + status = "disabled"; |
| 74 | + }; |
| 75 | + |
| 76 | + uart9: uart@40011800 { |
| 77 | + compatible = "st,stm32-usart", "st,stm32-uart"; |
| 78 | + reg = <0x40011800 0x400>; |
| 79 | + interrupts = <88 0>; |
| 80 | + status = "disabled"; |
| 81 | + }; |
| 82 | + |
| 83 | + uart10: uart@40011c00 { |
| 84 | + compatible = "st,stm32-usart", "st,stm32-uart"; |
| 85 | + reg = <0x40011c00 0x400>; |
| 86 | + interrupts = <89 0>; |
| 87 | + status = "disabled"; |
| 88 | + }; |
40 | 89 | }; |
41 | 90 | }; |
42 | 91 |
|
|
0 commit comments