Skip to content

Commit 517f3b9

Browse files
chrtagalak
authored andcommitted
dts: silabs: Define all available gpio ports for efr32mg12p
Add device tree elements for all gpio ports of the efr32mg12p including the dts fixup entries. Also remove gpio port e since this is not available in efr32mg12p socs. Signed-off-by: Christian Taedcke <[email protected]>
1 parent 32f1370 commit 517f3b9

File tree

2 files changed

+25
-7
lines changed

2 files changed

+25
-7
lines changed

dts/arm/silabs/efr32mg.dtsi

Lines changed: 22 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -162,18 +162,34 @@
162162
#gpio-cells = <2>;
163163
};
164164

165-
gpioe: gpio@4000a0c0 {
165+
gpiof: gpio@4000a0f0 {
166166
compatible = "silabs,efr32mg-gpio-port";
167-
reg = <0x4000a0c0 0x30>;
168-
label = "GPIO_E";
167+
reg = <0x4000a0f0 0x30>;
168+
label = "GPIO_F";
169169
gpio-controller;
170170
#gpio-cells = <2>;
171171
};
172172

173-
gpiof: gpio@4000a0f0 {
173+
gpioi: gpio@4000a180 {
174174
compatible = "silabs,efr32mg-gpio-port";
175-
reg = <0x4000a0f0 0x30>;
176-
label = "GPIO_F";
175+
reg = <0x4000a180 0x30>;
176+
label = "GPIO_I";
177+
gpio-controller;
178+
#gpio-cells = <2>;
179+
};
180+
181+
gpioj: gpio@4000a1b0 {
182+
compatible = "silabs,efr32mg-gpio-port";
183+
reg = <0x4000a1b0 0x30>;
184+
label = "GPIO_J";
185+
gpio-controller;
186+
#gpio-cells = <2>;
187+
};
188+
189+
gpiok: gpio@4000a1e0 {
190+
compatible = "silabs,efr32mg-gpio-port";
191+
reg = <0x4000a1e0 0x30>;
192+
label = "GPIO_K";
177193
gpio-controller;
178194
#gpio-cells = <2>;
179195
};

soc/arm/silabs_exx32/efr32mg12p/dts_fixup.h

Lines changed: 3 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -25,7 +25,9 @@
2525
#define DT_GPIO_GECKO_PORTB_NAME DT_SILABS_EFR32MG_GPIO_PORT_4000A030_LABEL
2626
#define DT_GPIO_GECKO_PORTC_NAME DT_SILABS_EFR32MG_GPIO_PORT_4000A060_LABEL
2727
#define DT_GPIO_GECKO_PORTD_NAME DT_SILABS_EFR32MG_GPIO_PORT_4000A090_LABEL
28-
#define DT_GPIO_GECKO_PORTE_NAME DT_SILABS_EFR32MG_GPIO_PORT_4000A0C0_LABEL
2928
#define DT_GPIO_GECKO_PORTF_NAME DT_SILABS_EFR32MG_GPIO_PORT_4000A0F0_LABEL
29+
#define DT_GPIO_GECKO_PORTI_NAME DT_SILABS_EFR32MG_GPIO_PORT_4000A180_LABEL
30+
#define DT_GPIO_GECKO_PORTJ_NAME DT_SILABS_EFR32MG_GPIO_PORT_4000A1B0_LABEL
31+
#define DT_GPIO_GECKO_PORTK_NAME DT_SILABS_EFR32MG_GPIO_PORT_4000A1E0_LABEL
3032

3133
/* End of SoC Level DTS fixup file */

0 commit comments

Comments
 (0)