You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
FPGA: Remove uses of the deprecated --target flag in the library flow tools (#2151)
Remove uses of the deprecated --target flag in the library flow tools (fpga_crossgen, fpga_libtool).
Use of that flag causes warning: "The --target flag is deprecated and will be ignored! This tool can only be used to target sycl".
Note that generating an RTL library requires that an `xml` file and a C++ model be provided in addition to the Verilog source code. The RTL is used when compiling for the hardware whereas the C++ model is used when the oneAPI program is run on the FPGA emulator. Examine the tutorial source code and the comments in `use_library.cpp` for more details.
@@ -111,10 +111,10 @@ To create a library from source code, use the following steps:
0 commit comments