We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent c1276e5 commit bc3fcdaCopy full SHA for bc3fcda
llvm/test/CodeGen/RISCV/O3-pipeline.ll
@@ -144,7 +144,6 @@
144
; CHECK-NEXT: Greedy Register Allocator
145
; CHECK-NEXT: Virtual Register Rewriter
146
; CHECK-NEXT: RISC-V Coalesce VSETVLI pass
147
-; CHECK-NEXT: Debug Variable Analysis
148
; CHECK-NEXT: Virtual Register Map
149
; CHECK-NEXT: Live Register Matrix
150
0 commit comments