Skip to content

Commit a5985ca

Browse files
klensyklensy
andauthored
[mlir][test] Fix filecheck annotation typos [2/n] (#93476)
Few more fixes previous: #92897 pr Issues from #93154 unfixed. --------- Co-authored-by: klensy <[email protected]>
1 parent 9afb09e commit a5985ca

24 files changed

+89
-81
lines changed

mlir/test/Analysis/test-liveness.mlir

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -40,7 +40,7 @@ func.func @func_simpleBranch(%arg0: i32, %arg1 : i32) -> i32 {
4040
// CHECK-SAME: arg0@0 arg1@0 val_2
4141
// CHECK: return
4242
// CHECK-SAME: val_2
43-
// CHECK-NEXT EndCurrentlyLive
43+
// CHECK-NEXT:EndCurrentlyLive
4444
%result = arith.addi %arg0, %arg1 : i32
4545
return %result : i32
4646
}
@@ -197,9 +197,9 @@ func.func @func_ranges(%cond : i1, %arg1 : i32, %arg2 : i32, %arg3 : i32) -> i32
197197
// CHECK-NEXT: %2 = arith.addi
198198
// CHECK-NEXT: %3 = arith.muli
199199
// CHECK-NEXT: val_7
200-
// CHECK-NEXT %2 = arith.addi
201-
// CHECK-NEXT %3 = arith.muli
202-
// CHECK-NEXT %4 = arith.muli
200+
// CHECK-NEXT: %2 = arith.addi
201+
// CHECK-NEXT: %3 = arith.muli
202+
// CHECK-NEXT: %4 = arith.muli
203203
// CHECK: val_8
204204
// CHECK-NEXT: %3 = arith.muli
205205
// CHECK-NEXT: %4 = arith.muli

mlir/test/Conversion/GPUToNVVM/gpu-to-nvvm.mlir

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -638,7 +638,7 @@ gpu.module @test_module_30 {
638638
}
639639
// CHECK-LABEL: @subgroup_reduce_xor
640640
gpu.func @subgroup_reduce_xor(%arg0 : i32) {
641-
// CHECK nvvm.redux.sync xor {{.*}}
641+
// CHECK: nvvm.redux.sync xor {{.*}}
642642
%result = gpu.subgroup_reduce xor %arg0 uniform {} : (i32) -> (i32)
643643
gpu.return
644644
}

mlir/test/Conversion/MemRefToLLVM/convert-dynamic-memref-ops.mlir

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -378,14 +378,14 @@ func.func @memref_cast_ranked_to_unranked(%arg : memref<42x2x?xf32>) {
378378
// CHECK-DAG: %[[p:.*]] = llvm.alloca %[[c]] x !llvm.struct<(ptr, ptr, i64, array<3 x i64>, array<3 x i64>)> : (i64) -> !llvm.ptr
379379
// CHECK-DAG: llvm.store %{{.*}}, %[[p]] : !llvm.struct<(ptr, ptr, i64, array<3 x i64>, array<3 x i64>)>, !llvm.ptr
380380
// CHECK-DAG: %[[r:.*]] = llvm.mlir.constant(3 : index) : i64
381-
// CHECK : llvm.mlir.undef : !llvm.struct<(i64, ptr)>
381+
// CHECK: llvm.mlir.undef : !llvm.struct<(i64, ptr)>
382382
// CHECK-DAG: llvm.insertvalue %[[r]], %{{.*}}[0] : !llvm.struct<(i64, ptr)>
383383
// CHECK-DAG: llvm.insertvalue %[[p]], %{{.*}}[1] : !llvm.struct<(i64, ptr)>
384384
// CHECK32-DAG: %[[c:.*]] = llvm.mlir.constant(1 : index) : i64
385385
// CHECK32-DAG: %[[p:.*]] = llvm.alloca %[[c]] x !llvm.struct<(ptr, ptr, i32, array<3 x i32>, array<3 x i32>)> : (i64) -> !llvm.ptr
386386
// CHECK32-DAG: llvm.store %{{.*}}, %[[p]] : !llvm.struct<(ptr, ptr, i32, array<3 x i32>, array<3 x i32>)>, !llvm.ptr
387387
// CHECK32-DAG: %[[r:.*]] = llvm.mlir.constant(3 : index) : i32
388-
// CHECK32 : llvm.mlir.undef : !llvm.struct<(i32, ptr)>
388+
// CHECK32: llvm.mlir.undef : !llvm.struct<(i32, ptr)>
389389
// CHECK32-DAG: llvm.insertvalue %[[r]], %{{.*}}[0] : !llvm.struct<(i32, ptr)>
390390
// CHECK32-DAG: llvm.insertvalue %[[p]], %{{.*}}[1] : !llvm.struct<(i32, ptr)>
391391
%0 = memref.cast %arg : memref<42x2x?xf32> to memref<*xf32>

mlir/test/Conversion/NVGPUToNVVM/nvgpu-to-nvvm.mlir

Lines changed: 5 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -11,7 +11,7 @@ func.func @m16n8k16_fp16(%arg0: vector<4x2xf16>, %arg1: vector<2x2xf16>, %arg2:
1111
// CHECK: llvm.extractvalue %{{.*}}[1] : !llvm.array<2 x vector<2xf16>>
1212
// CHECK: llvm.extractvalue %{{.*}}[0] : !llvm.array<2 x vector<2xf16>>
1313
// CHECK: llvm.extractvalue %{{.*}}[1] : !llvm.array<2 x vector<2xf16>>
14-
// CHECK-NOT llvm.extractvalue
14+
// CHECK-NOT: llvm.extractvalue
1515
// CHECK: [[d:%.+]] = nvvm.mma.sync
1616
// CHECK-SAME: shape = #nvvm.shape<m = 16, n = 8, k = 16>
1717
%d = nvgpu.mma.sync (%arg0, %arg1, %arg2) {mmaShape = [16, 8, 16]} : (vector<4x2xf16>, vector<2x2xf16>, vector<2x2xf16>) -> vector<2x2xf16>
@@ -56,7 +56,7 @@ func.func @m16n8k8_fp16(%arg0: vector<2x2xf16>, %arg1: vector<1x2xf16>, %arg2: v
5656
// CHECK: llvm.extractvalue %{{.*}}[0] : !llvm.array<1 x vector<2xf16>>
5757
// CHECK: llvm.extractvalue %{{.*}}[0] : !llvm.array<2 x vector<2xf16>>
5858
// CHECK: llvm.extractvalue %{{.*}}[1] : !llvm.array<2 x vector<2xf16>>
59-
// CHECK-NOT llvm.extractvalue
59+
// CHECK-NOT: llvm.extractvalue
6060
// CHECK: [[d:%.+]] = nvvm.mma.sync
6161
// CHECK-SAME: shape = #nvvm.shape<m = 16, n = 8, k = 8>
6262
%d = nvgpu.mma.sync (%arg0, %arg1, %arg2) {mmaShape = [16, 8, 8]} : (vector<2x2xf16>, vector<1x2xf16>, vector<2x2xf16>) -> vector<2x2xf16>
@@ -360,7 +360,7 @@ func.func @mma_sp_sync_f16_16832(%arg0: vector<4x2xf16>,
360360
// CHECK: llvm.extractvalue %{{.*}}[0] : !llvm.array<2 x vector<2xf16>>
361361
// CHECK: llvm.extractvalue %{{.*}}[1] : !llvm.array<2 x vector<2xf16>>
362362

363-
// CHECK-NOT llvm.extractvalue
363+
// CHECK-NOT: llvm.extractvalue
364364

365365
// CHECK: %[[sparseMetadata:.+]] = llvm.bitcast %{{.+}} : vector<2xi16> to i32
366366

@@ -396,7 +396,7 @@ func.func @mma_sp_sync_f16_16816(%arg0: vector<2x2xf16>,
396396
// CHECK: llvm.extractvalue %{{.*}}[0] : !llvm.array<2 x vector<2xf16>>
397397
// CHECK: llvm.extractvalue %{{.*}}[1] : !llvm.array<2 x vector<2xf16>>
398398

399-
// CHECK-NOT llvm.extractvalue
399+
// CHECK-NOT: llvm.extractvalue
400400

401401
// CHECK: %[[sparseMetadata:.+]] = llvm.bitcast %{{.+}} : vector<2xi16> to i32
402402

@@ -455,7 +455,7 @@ func.func @mma_sp_sync_i8_16864(%arg0: vector<4x4xi8>,
455455
// CHECK: llvm.extractvalue %{{.*}}[{{.*}}] : !llvm.array<2 x vector<2xi32>>
456456
// CHECK: llvm.extractvalue %{{.*}}[{{.*}}] : !llvm.array<2 x vector<2xi32>>
457457

458-
// CHECK-NOT llvm.extractvalue
458+
// CHECK-NOT: llvm.extractvalue
459459

460460
// CHECK: %[[sparseMetadata:.+]] = llvm.bitcast %{{.+}} : vector<2xi16> to i32
461461

mlir/test/Dialect/AMX/roundtrip.mlir

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -2,7 +2,7 @@
22

33
// CHECK-LABEL: tzero
44
// CHECK: amx.tile_zero : vector<16x16xbf16>
5-
// CHECK amx.tile_store %{{.*}}[%{{.*}}, %{{.*}}], %{{.*}} : memref<?x?xbf16>, vector<16x16xbf16>
5+
// CHECK: amx.tile_store %{{.*}}[%{{.*}}, %{{.*}}], %{{.*}} : memref<?x?xbf16>, vector<16x16xbf16>
66
func.func @tzero(%arg0: memref<?x?xbf16>) {
77
%0 = arith.constant 0 : index
88
%1 = amx.tile_zero : vector<16x16xbf16>

mlir/test/Dialect/Affine/loop-fusion-3.mlir

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -889,7 +889,7 @@ func.func @reduce_add_non_innermost(%arg0: memref<64x64xf32, 1>, %arg1: memref<1
889889
// CHECK: affine.for
890890
// CHECK-NEXT: affine.for
891891
// CHECK-NEXT: affine.for
892-
// CHECK affine.for
892+
// CHECK: affine.for
893893

894894

895895

mlir/test/Dialect/Affine/unroll.mlir

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -616,7 +616,7 @@ func.func @loop_nest_non_trivial_multiple_upper_bound_alt(%M : index, %N : index
616616
// UNROLL-BY-4-NEXT: "foo"
617617
// UNROLL-BY-4-NEXT: "foo"
618618
// UNROLL-BY-4-NEXT: "foo"
619-
// UNROLL-BY-4-NOT for
619+
// UNROLL-BY-4-NOT: for
620620
// UNROLL-BY-4: return
621621
return
622622
}

mlir/test/Dialect/ArmSME/tile-allocation-liveness.mlir

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -406,7 +406,7 @@ func.func @avoidable_spill(%a: vector<[4]xf32>, %b: vector<[4]xf32>, %c: vector<
406406
// CHECK: arm_sme.get_tile {tile_id = 2 : i32} : vector<[4]x[4]xf32>
407407
// CHECK: arm_sme.get_tile {tile_id = 3 : i32} : vector<[4]x[4]xf32>
408408
// CHECK: arm_sme.move_vector_to_tile_slice {{.*}} {tile_id = 0 : i32} : vector<[4]xf32> into vector<[4]x[4]xf32>
409-
// CHECK-NOT tile_id = 16
409+
// CHECK-NOT: tile_id = 16
410410
func.func @cond_branch_with_backedge(%slice: vector<[4]xf32>) {
411411
%tileA = arm_sme.get_tile : vector<[4]x[4]xf32>
412412
%tileB = arm_sme.get_tile : vector<[4]x[4]xf32>

mlir/test/Dialect/Linalg/drop-unit-extent-dims.mlir

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -881,7 +881,7 @@ func.func @input_stays_same(%arg0 : memref<?x1x?xf32, strided<[?, 1, 1]>>, %arg1
881881
// CHECK: func @input_stays_same(
882882
// CHECK-SAME: %[[ARG0:.*]]: memref<?x1x?xf32, strided<[?, 1, 1]>>,
883883
// CHECK-SAME: %[[ARG1:.*]]: f32, %[[ARG2:.*]]: memref<?x1x?x1x?xf32>)
884-
// CHECK-SAME -> memref<?x1x?x1x?xf32> {
884+
// CHECK-SAME: -> memref<?x1x?x1x?xf32> {
885885
// CHECK: %[[OUT:.*]] = memref.collapse_shape %[[ARG2]] {{\[}}[0, 1], [2, 3], [4]]
886886
// CHECK-SAME: : memref<?x1x?x1x?xf32> into memref<?x?x?xf32>
887887
// CHECK: linalg.generic

mlir/test/Dialect/Linalg/fusion-elementwise-ops.mlir

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -532,7 +532,7 @@ func.func @scalar_generic_fusion
532532
// CHECK-SAME: ins(%[[ARG1]] : tensor<i32>)
533533
// CHECK: tensor.extract %[[ARG0]]
534534
// CHECK: linalg.yield
535-
// CHECK return %[[T0]]
535+
// CHECK: return %[[T0]]
536536

537537
// -----
538538

0 commit comments

Comments
 (0)