We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent fb8421a commit a53ed21Copy full SHA for a53ed21
llvm/test/MC/RISCV/relocations.s
@@ -185,7 +185,7 @@ auipc a0, %tlsdesc_hi(a_symbol)
185
186
lw a1, %tlsdesc_load_lo(.L5)(a0)
187
# RELOC: R_RISCV_TLSDESC_LOAD_LO12
188
-# INSTR: a1, %tlsdesc_load_lo(.L5)(a0)
+# INSTR: lw a1, %tlsdesc_load_lo(.L5)(a0)
189
# FIXUP: fixup A - offset: 0, value: %tlsdesc_load_lo(.L5), kind: fixup_riscv_tlsdesc_load_lo12
190
191
addi a0, a0, %tlsdesc_add_lo(.L5)
0 commit comments