@@ -25,7 +25,7 @@ int foo() {
25
25
}
26
26
27
27
inline int __attribute__((target_version ("sha1+pmull+f64mm" ))) fmv_inline (void ) { return 1 ; }
28
- inline int __attribute__((target_version ("fp16+fcma+sme+ fp16 " ))) fmv_inline (void ) { return 2 ; }
28
+ inline int __attribute__((target_version ("fp16+fcma+rdma+ sme+ fp16 " ))) fmv_inline (void ) { return 2 ; }
29
29
inline int __attribute__((target_version ("sha3+i8mm+f32mm" ))) fmv_inline (void ) { return 12 ; }
30
30
inline int __attribute__((target_version ("dit+sve-ebf16" ))) fmv_inline (void ) { return 8 ; }
31
31
inline int __attribute__((target_version ("dpb+rcpc2 " ))) fmv_inline (void ) { return 6 ; }
@@ -261,12 +261,12 @@ int hoo(void) {
261
261
// CHECK-NEXT: resolver_entry:
262
262
// CHECK-NEXT: call void @__init_cpu_features_resolver()
263
263
// CHECK-NEXT: [[TMP0:%.*]] = load i64, ptr @__aarch64_cpu_features, align 8
264
- // CHECK-NEXT: [[TMP1:%.*]] = and i64 [[TMP0]], 4398048608256
265
- // CHECK-NEXT: [[TMP2:%.*]] = icmp eq i64 [[TMP1]], 4398048608256
264
+ // CHECK-NEXT: [[TMP1:%.*]] = and i64 [[TMP0]], 4398048608320
265
+ // CHECK-NEXT: [[TMP2:%.*]] = icmp eq i64 [[TMP1]], 4398048608320
266
266
// CHECK-NEXT: [[TMP3:%.*]] = and i1 true, [[TMP2]]
267
267
// CHECK-NEXT: br i1 [[TMP3]], label [[RESOLVER_RETURN:%.*]], label [[RESOLVER_ELSE:%.*]]
268
268
// CHECK: resolver_return:
269
- // CHECK-NEXT: ret ptr @fmv_inline._MfcmaMfp16Mfp16Msme
269
+ // CHECK-NEXT: ret ptr @fmv_inline._MfcmaMfp16Mfp16MrdmMsme
270
270
// CHECK: resolver_else:
271
271
// CHECK-NEXT: [[TMP4:%.*]] = load i64, ptr @__aarch64_cpu_features, align 8
272
272
// CHECK-NEXT: [[TMP5:%.*]] = and i64 [[TMP4]], 864726312827224064
@@ -575,7 +575,7 @@ int hoo(void) {
575
575
//
576
576
//
577
577
// CHECK: Function Attrs: noinline nounwind optnone
578
- // CHECK-LABEL: define {{[^@]+}}@fmv_inline._MfcmaMfp16Mfp16Msme
578
+ // CHECK-LABEL: define {{[^@]+}}@fmv_inline._MfcmaMfp16Mfp16MrdmMsme
579
579
// CHECK-SAME: () #[[ATTR13:[0-9]+]] {
580
580
// CHECK-NEXT: entry:
581
581
// CHECK-NEXT: ret i32 2
@@ -829,7 +829,7 @@ int hoo(void) {
829
829
// CHECK: attributes #[[ATTR10]] = { noinline nounwind optnone "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-features"="+bf16,+fullfp16,+ls64,+sme,+sme2" }
830
830
// CHECK: attributes #[[ATTR11]] = { noinline nounwind optnone "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-features"="+ccpp,+fullfp16,+ls64" }
831
831
// CHECK: attributes #[[ATTR12]] = { noinline nounwind optnone "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-features"="+aes,+f64mm,+fp-armv8,+fullfp16,+ls64,+neon,+sve" }
832
- // CHECK: attributes #[[ATTR13]] = { noinline nounwind optnone "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-features"="+bf16,+complxnum,+fp-armv8,+fullfp16,+ls64,+neon,+sme" }
832
+ // CHECK: attributes #[[ATTR13]] = { noinline nounwind optnone "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-features"="+bf16,+complxnum,+fp-armv8,+fullfp16,+ls64,+neon,+rdm,+ sme" }
833
833
// CHECK: attributes #[[ATTR14]] = { noinline nounwind optnone "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-features"="+f32mm,+fp-armv8,+fullfp16,+i8mm,+ls64,+neon,+sha2,+sha3,+sve" }
834
834
// CHECK: attributes #[[ATTR15]] = { noinline nounwind optnone "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-features"="+bf16,+dit,+fp-armv8,+fullfp16,+ls64,+neon,+sve" }
835
835
// CHECK: attributes #[[ATTR16]] = { noinline nounwind optnone "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-features"="+ccpp,+fullfp16,+ls64,+rcpc" }
0 commit comments