Skip to content

Commit 6e73065

Browse files
committed
change version to 0.12
1 parent 0ec3cc1 commit 6e73065

File tree

4 files changed

+5
-5
lines changed

4 files changed

+5
-5
lines changed

llvm/docs/RISCVUsage.rst

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -336,7 +336,7 @@ The primary goal of experimental support is to assist in the process of ratifica
336336
LLVM implements the `0.3 draft specification <https://github.com/riscv/riscv-isa-manual/pull/1564>`__.
337337

338338
``experimental-p``, ``experimental-p``
339-
LLVM implements the `012 specification <https://jhauser.us/RISCV/ext-P/RVP-baseInstrs-012.pdf>`__.
339+
LLVM implements the `012 draft specification <https://jhauser.us/RISCV/ext-P/RVP-baseInstrs-012.pdf>`__.
340340

341341
To use an experimental extension from `clang`, you must add `-menable-experimental-extensions` to the command line, and specify the exact version of the experimental extension you are using. To use an experimental extension with LLVM's internal developer tools (e.g. `llc`, `llvm-objdump`, `llvm-mc`), you must prefix the extension name with `experimental-`. Note that you don't need to specify the version with internal tools, and shouldn't include the `experimental-` prefix with `clang`.
342342

llvm/lib/Target/RISCV/RISCVFeatures.td

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1018,7 +1018,7 @@ def HasStdExtSmctrOrSsctr : Predicate<"Subtarget->hasStdExtSmctrOrSsctr()">,
10181018

10191019
// Packed SIMD Extensions
10201020
def FeatureStdExtP
1021-
: RISCVExperimentalExtension<1, 0,
1021+
: RISCVExperimentalExtension<0, 12,
10221022
"'Base P' (Packed SIMD)">;
10231023
def HasStdExtP : Predicate<"Subtarget->hasStdExtP()">,
10241024
AssemblerPredicate<(all_of FeatureStdExtP),

llvm/test/MC/RISCV/attribute-arch.s

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -475,7 +475,7 @@
475475
# CHECK: attribute 5, "rv32i2p1_sdtrig1p0"
476476

477477
.attribute arch, "rv32i_p1p0"
478-
# CHECK: attribute 5, "rv32i2p1_p1p0"
478+
# CHECK: attribute 5, "rv32i2p1_p0p12"
479479

480480
.attribute arch, "rv64i_p1p0"
481-
# CHECK: attribute 5, "rv64i2p1_p1p0"
481+
# CHECK: attribute 5, "rv64i2p1_p0p12"

llvm/unittests/TargetParser/RISCVISAInfoTest.cpp

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1105,7 +1105,7 @@ R"(All available -march extensions for RISC-V
11051105
xwchc 2.2
11061106
11071107
Experimental extensions
1108-
p 1.0
1108+
p 0.12
11091109
zicfilp 1.0 This is a long dummy description
11101110
zicfiss 1.0
11111111
zalasr 0.1

0 commit comments

Comments
 (0)