@@ -6538,7 +6538,7 @@ multiclass SIMDThreeSameVectorFML<bit U, bit b13, bits<3> size, string asm,
65386538}
65396539
65406540multiclass SIMDThreeSameVectorMLA<bit Q, string asm, SDPatternOperator op> {
6541- def v8f16_v16i8 : BaseSIMDThreeSameVectorDot<Q, 0b0, 0b11, 0b1111, asm, ".8h", ".16b",
6541+ def v16i8_v8f16 : BaseSIMDThreeSameVectorDot<Q, 0b0, 0b11, 0b1111, asm, ".8h", ".16b",
65426542 V128, v8f16, v16i8, op>;
65436543}
65446544
@@ -6553,14 +6553,14 @@ multiclass SIMDThreeSameVectorFMLA<string asm> {
65536553}
65546554
65556555multiclass SIMDThreeSameVectorFMLAWiden<string asm> {
6556- def v4f32_v8f16 : BaseSIMDThreeSameVectorDot<0b1, 0b0, 0b01, 0b1101, asm, ".4s", ".8h",
6556+ def v8f16_v4f32 : BaseSIMDThreeSameVectorDot<0b1, 0b0, 0b01, 0b1101, asm, ".4s", ".8h",
65576557 V128, v4f32, v8f16, null_frag>;
65586558}
65596559
65606560multiclass SIMDThreeSameVectorFDot<string asm, SDPatternOperator OpNode = null_frag> {
6561- def v2f32_v4f16 : BaseSIMDThreeSameVectorDot<0, 0, 0b10, 0b1111, asm, ".2s", ".4h", V64,
6561+ def v4f16_v2f32 : BaseSIMDThreeSameVectorDot<0, 0, 0b10, 0b1111, asm, ".2s", ".4h", V64,
65626562 v2f32, v4f16, OpNode>;
6563- def v4f32_v8f16 : BaseSIMDThreeSameVectorDot<1, 0, 0b10, 0b1111, asm, ".4s", ".8h", V128,
6563+ def v8f16_v4f32 : BaseSIMDThreeSameVectorDot<1, 0, 0b10, 0b1111, asm, ".4s", ".8h", V128,
65646564 v4f32, v8f16, OpNode>;
65656565}
65666566
0 commit comments