We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent eb76c2b commit 29cc489Copy full SHA for 29cc489
clang/lib/CIR/Lowering/DirectToLLVM/LowerToLLVM.cpp
@@ -1930,9 +1930,8 @@ mlir::LogicalResult CIRToLLVMVecSplatOpLowering::matchAndRewrite(
1930
const mlir::Value oneElement = rewriter.create<mlir::LLVM::InsertElementOp>(
1931
loc, poison, elementValue, indexValue);
1932
const SmallVector<int32_t> zeroValues(vecTy.getSize(), 0);
1933
- const mlir::Value shuffled = rewriter.create<mlir::LLVM::ShuffleVectorOp>(
1934
- loc, oneElement, poison, zeroValues);
1935
- rewriter.replaceOp(op, shuffled);
+ rewriter.replaceOpWithNewOp<mlir::LLVM::ShuffleVectorOp>(op, oneElement,
+ poison, zeroValues);
1936
return mlir::success();
1937
}
1938
0 commit comments