Skip to content

Commit 9039c3b

Browse files
committed
fix: add missing tab and remove useless value assign
1 parent 046b06a commit 9039c3b

File tree

2 files changed

+2
-2
lines changed

2 files changed

+2
-2
lines changed

src/cmd/asm/internal/asm/testdata/riscv64.s

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -246,7 +246,7 @@ start:
246246

247247
// 15: Wait-on-Reservation-Set Instructions (Zawrs)
248248
WRSNTO // 7300d000
249-
WRSSTO // 7300d001
249+
WRSSTO // 7300d001
250250

251251
// 20.5: Single-Precision Load and Store Instructions
252252
FLW (X5), F0 // 07a00200

src/cmd/internal/obj/riscv/obj.go

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -3615,7 +3615,7 @@ func instructionsForProg(p *obj.Prog) []*instruction {
36153615
ins.rd, ins.rs1, ins.rs2 = uint32(p.RegTo2), uint32(p.To.Reg), uint32(p.From.Reg)
36163616

36173617
case AWRSNTO, AWRSSTO:
3618-
ins.rd, ins.rs1, ins.imm = REG_ZERO, REG_ZERO, encode(p.As).csr
3618+
ins.rd, ins.rs1 = REG_ZERO, REG_ZERO
36193619

36203620
case AECALL, AEBREAK:
36213621
insEnc := encode(p.As)

0 commit comments

Comments
 (0)