Skip to content

Commit c2914f4

Browse files
committed
extend .gitignore
1 parent 955c752 commit c2914f4

File tree

1 file changed

+27
-0
lines changed

1 file changed

+27
-0
lines changed

.gitignore

Lines changed: 27 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1 +1,28 @@
11
.DS_Store
2+
3+
# generated files
4+
src/smvlang/lex.yy.cpp
5+
src/smvlang/smv_y.output
6+
src/smvlang/smv_y.tab.cpp
7+
src/smvlang/smv_y.tab.h
8+
src/verilog/verilog_main_parser_lex.yy.cpp
9+
src/verilog/verilog_preprocessor_lex.yy.cpp
10+
src/verilog/verilog_y.output
11+
src/verilog/verilog_y.tab.cpp
12+
src/verilog/verilog_y.tab.h
13+
src/vhdl/vhdl_y.tab.cpp
14+
src/vhdl/vhdl_y.tab.h
15+
16+
# compiler outputs
17+
src/**/*.a
18+
src/**/*.d
19+
src/**/*.o
20+
src/ebmc/ebmc
21+
src/hw-cbmc/hw-cbmc
22+
src/vlindex/vlindex
23+
unit/**/*.d
24+
unit/**/*.o
25+
26+
# test outputs
27+
regression/**/*.log
28+
regression/**/*.out

0 commit comments

Comments
 (0)