Skip to content

Commit 2632b69

Browse files
committed
change default verbosity to M_STATUS
This changes the default verbosity from M_STATISTICS to M_STATUS, in an effort to reduce the amount of console output.
1 parent 2a5151c commit 2632b69

File tree

59 files changed

+60
-60
lines changed

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

59 files changed

+60
-60
lines changed

regression/cbmc-library/memcpy-01/constant-propagation.desc

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
main.c
3-
--no-standard-checks
3+
--no-standard-checks --verbosity 8
44
^Generated 1\d* VCC\(s\), 0 remaining after simplification$
55
^EXIT=0$
66
^SIGNAL=0$

regression/cbmc-library/memmove-01/constant.desc

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
constant.c
3-
--no-standard-checks --unwind 17
3+
--no-standard-checks --unwind 17 --verbosity 8
44
^EXIT=0$
55
^SIGNAL=0$
66
^VERIFICATION SUCCESSFUL$

regression/cbmc-shadow-memory/constchar-param1/test.desc

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
main.c
3-
--unwind 11
3+
--unwind 11 --verbosity 8
44
^EXIT=0$
55
^SIGNAL=0$
66
^VERIFICATION SUCCESSFUL$

regression/cbmc-with-incr/Fixedbv4/test.desc

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
FUTURE
22
main.c
3-
--fixedbv
3+
--fixedbv --verbosity 8
44
^EXIT=0$
55
^SIGNAL=0$
66
^VERIFICATION SUCCESSFUL$

regression/cbmc/Array_Propagation1/test.desc

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
main.c
3-
3+
--verbosity 8
44
^EXIT=0$
55
^SIGNAL=0$
66
^VERIFICATION SUCCESSFUL$

regression/cbmc/BV_Arithmetic3/test.desc

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
main.c
3-
3+
--verbosity 8
44
^EXIT=0$
55
^SIGNAL=0$
66
(Starting CEGAR Loop|^Generated 68 VCC\(s\), 0 remaining after simplification$)

regression/cbmc/Bool/bool5-full-slice.desc

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
bool5.c
3-
--full-slice
3+
--full-slice --verbosity 8
44
Generated 10 VCC\(s\), 0 remaining after simplification
55
^VERIFICATION SUCCESSFUL$
66
^EXIT=0$

regression/cbmc/Bool/bool5.desc

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
bool5.c
3-
3+
--verbosity 8
44
Generated 10 VCC\(s\), 0 remaining after simplification
55
^VERIFICATION SUCCESSFUL$
66
^EXIT=0$

regression/cbmc/Fixedbv4/test.desc

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
main.c
3-
3+
--unwind 8 --verbosity 8
44
^EXIT=0$
55
^SIGNAL=0$
66
^VERIFICATION SUCCESSFUL$

regression/cbmc/Float-equality2/test.desc

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
main.c
3-
3+
--verbosity 8
44
(Starting CEGAR Loop|VCC\(s\), 0 remaining after simplification$)
55
^VERIFICATION SUCCESSFUL$
66
^EXIT=0$

0 commit comments

Comments
 (0)