drm/amdkfd: hard-code MALL cacheline size for gfx11, gfx12

This information is not available in ip discovery table.

Signed-off-by: Harish Kasiviswanathan <[email protected]>
Reviewed-by: David Belanger <[email protected]>
Signed-off-by: Alex Deucher <[email protected]>
Cc: [email protected]

Author: hkasivis

drivers/gpu/drm/amd/amdkfd/kfd_crat.c

@@ -1504,7 +1504,7 @@ static int kfd_fill_gpu_cache_info_from_gfx_config(struct kfd_dev *kdev,
 					CRAT_CACHE_FLAGS_DATA_CACHE |
 					CRAT_CACHE_FLAGS_SIMD_CACHE);
 		pcache_info[i].num_cu_shared = adev->gfx.config.max_cu_per_sh;
-		pcache_info[i].cache_line_size = 0;
+		pcache_info[i].cache_line_size = 64;
 		i++;
 	}
 	return i;