Skip to content

Commit 9dc6bd7

Browse files
Helmut Kleinjbrun3t
authored andcommitted
clk: meson-gxbb: expose UART clocks
Expose the clock ids of the three none AO uarts to the dt-bindings Acked-by: Neil Armstrong <[email protected]> Signed-off-by: Helmut Klein <[email protected]> Signed-off-by: Neil Armstrong <[email protected]> [tidy the commit message to match similar change] Signed-off-by: Jerome Brunet <[email protected]>
1 parent 34f267f commit 9dc6bd7

File tree

2 files changed

+6
-3
lines changed

2 files changed

+6
-3
lines changed

drivers/clk/meson/gxbb.h

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -196,7 +196,7 @@
196196
/* #define CLKID_SAR_ADC */
197197
#define CLKID_SMART_CARD 24
198198
/* CLKID_RNG0 */
199-
#define CLKID_UART0 26
199+
/* CLKID_UART0 */
200200
#define CLKID_SDHC 27
201201
#define CLKID_STREAM 28
202202
#define CLKID_ASYNC_FIFO 29
@@ -218,7 +218,7 @@
218218
#define CLKID_ADC 45
219219
#define CLKID_BLKMV 46
220220
/* CLKID_AIU */
221-
#define CLKID_UART1 48
221+
/* CLKID_UART1 */
222222
#define CLKID_G2D 49
223223
/* CLKID_USB0 */
224224
/* CLKID_USB1 */
@@ -238,7 +238,7 @@
238238
/* CLKID_USB0_DDR_BRIDGE */
239239
#define CLKID_MMC_PCLK 66
240240
#define CLKID_DVIN 67
241-
#define CLKID_UART2 68
241+
/* CLKID_UART2 */
242242
/* #define CLKID_SANA */
243243
#define CLKID_VPU_INTR 70
244244
#define CLKID_SEC_AHB_AHB3_BRIDGE 71

include/dt-bindings/clock/gxbb-clkc.h

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -17,19 +17,22 @@
1717
#define CLKID_I2C 22
1818
#define CLKID_SAR_ADC 23
1919
#define CLKID_RNG0 25
20+
#define CLKID_UART0 26
2021
#define CLKID_SPI 34
2122
#define CLKID_ETH 36
2223
#define CLKID_AIU_GLUE 38
2324
#define CLKID_IEC958 39
2425
#define CLKID_I2S_OUT 40
2526
#define CLKID_MIXER_IFACE 44
2627
#define CLKID_AIU 47
28+
#define CLKID_UART1 48
2729
#define CLKID_USB0 50
2830
#define CLKID_USB1 51
2931
#define CLKID_USB 55
3032
#define CLKID_HDMI_PCLK 63
3133
#define CLKID_USB1_DDR_BRIDGE 64
3234
#define CLKID_USB0_DDR_BRIDGE 65
35+
#define CLKID_UART2 68
3336
#define CLKID_SANA 69
3437
#define CLKID_GCLK_VENCI_INT0 77
3538
#define CLKID_AOCLK_GATE 80

0 commit comments

Comments
 (0)