Skip to content

Commit 510a8fa

Browse files
james-c-linarowilldeacon
authored andcommitted
arm64/boot: Factor out a macro to check SPE version
We check the version of SPE twice, and we'll add one more check in the next commit so factor out a macro to do this. Change the #3 magic number to the actual SPE version define (V1p2) to make it more readable. No functional changes intended. Tested-by: Leo Yan <[email protected]> Reviewed-by: Leo Yan <[email protected]> Signed-off-by: James Clark <[email protected]> Signed-off-by: Will Deacon <[email protected]>
1 parent dad9603 commit 510a8fa

File tree

1 file changed

+11
-6
lines changed

1 file changed

+11
-6
lines changed

arch/arm64/include/asm/el2_setup.h

Lines changed: 11 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -91,6 +91,14 @@
9191
msr cntvoff_el2, xzr // Clear virtual offset
9292
.endm
9393

94+
/* Branch to skip_label if SPE version is less than given version */
95+
.macro __spe_vers_imp skip_label, version, tmp
96+
mrs \tmp, id_aa64dfr0_el1
97+
ubfx \tmp, \tmp, #ID_AA64DFR0_EL1_PMSVer_SHIFT, #4
98+
cmp \tmp, \version
99+
b.lt \skip_label
100+
.endm
101+
94102
.macro __init_el2_debug
95103
mrs x1, id_aa64dfr0_el1
96104
ubfx x0, x1, #ID_AA64DFR0_EL1_PMUVer_SHIFT, #4
@@ -103,8 +111,7 @@
103111
csel x2, xzr, x0, eq // all PMU counters from EL1
104112

105113
/* Statistical profiling */
106-
ubfx x0, x1, #ID_AA64DFR0_EL1_PMSVer_SHIFT, #4
107-
cbz x0, .Lskip_spe_\@ // Skip if SPE not present
114+
__spe_vers_imp .Lskip_spe_\@, ID_AA64DFR0_EL1_PMSVer_IMP, x0 // Skip if SPE not present
108115

109116
mrs_s x0, SYS_PMBIDR_EL1 // If SPE available at EL2,
110117
and x0, x0, #(1 << PMBIDR_EL1_P_SHIFT)
@@ -263,10 +270,8 @@
263270

264271
mov x0, xzr
265272
mov x2, xzr
266-
mrs x1, id_aa64dfr0_el1
267-
ubfx x1, x1, #ID_AA64DFR0_EL1_PMSVer_SHIFT, #4
268-
cmp x1, #3
269-
b.lt .Lskip_spe_fgt_\@
273+
/* If SPEv1p2 is implemented, */
274+
__spe_vers_imp .Lskip_spe_fgt_\@, #ID_AA64DFR0_EL1_PMSVer_V1P2, x1
270275
/* Disable PMSNEVFR_EL1 read and write traps */
271276
orr x0, x0, #HDFGRTR_EL2_nPMSNEVFR_EL1_MASK
272277
orr x2, x2, #HDFGWTR_EL2_nPMSNEVFR_EL1_MASK

0 commit comments

Comments
 (0)