Skip to content

Commit cedc255

Browse files
kishonTero Kristo
authored andcommitted
arm64: dts: k3-am6: Add SERDES DT node
Add DT node for SERDES0 and SERDES1. Signed-off-by: Kishon Vijay Abraham I <[email protected]> Signed-off-by: Tero Kristo <[email protected]>
1 parent 1cbe04b commit cedc255

File tree

1 file changed

+41
-0
lines changed

1 file changed

+41
-0
lines changed

arch/arm64/boot/dts/ti/k3-am65-main.dtsi

Lines changed: 41 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -4,6 +4,7 @@
44
*
55
* Copyright (C) 2016-2018 Texas Instruments Incorporated - http://www.ti.com/
66
*/
7+
#include <dt-bindings/phy/phy-am654-serdes.h>
78

89
&cbass_main {
910
msmc_ram: sram@70000000 {
@@ -61,6 +62,36 @@
6162
interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>;
6263
};
6364

65+
serdes0: serdes@900000 {
66+
compatible = "ti,phy-am654-serdes";
67+
reg = <0x0 0x900000 0x0 0x2000>;
68+
reg-names = "serdes";
69+
#phy-cells = <2>;
70+
power-domains = <&k3_pds 153>;
71+
clocks = <&k3_clks 153 4>, <&k3_clks 153 1>, <&serdes1 AM654_SERDES_LO_REFCLK>;
72+
clock-output-names = "serdes0_cmu_refclk", "serdes0_lo_refclk", "serdes0_ro_refclk";
73+
assigned-clocks = <&k3_clks 153 4>, <&serdes0 AM654_SERDES_CMU_REFCLK>;
74+
assigned-clock-parents = <&k3_clks 153 8>, <&k3_clks 153 4>;
75+
ti,serdes-clk = <&serdes0_clk>;
76+
#clock-cells = <1>;
77+
mux-controls = <&serdes_mux 0>;
78+
};
79+
80+
serdes1: serdes@910000 {
81+
compatible = "ti,phy-am654-serdes";
82+
reg = <0x0 0x910000 0x0 0x2000>;
83+
reg-names = "serdes";
84+
#phy-cells = <2>;
85+
power-domains = <&k3_pds 154>;
86+
clocks = <&serdes0 AM654_SERDES_RO_REFCLK>, <&k3_clks 154 1>, <&k3_clks 154 5>;
87+
clock-output-names = "serdes1_cmu_refclk", "serdes1_lo_refclk", "serdes1_ro_refclk";
88+
assigned-clocks = <&k3_clks 154 5>, <&serdes1 AM654_SERDES_CMU_REFCLK>;
89+
assigned-clock-parents = <&k3_clks 154 9>, <&k3_clks 154 5>;
90+
ti,serdes-clk = <&serdes1_clk>;
91+
#clock-cells = <1>;
92+
mux-controls = <&serdes_mux 1>;
93+
};
94+
6495
main_uart0: serial@2800000 {
6596
compatible = "ti,am654-uart";
6697
reg = <0x00 0x02800000 0x00 0x100>;
@@ -234,6 +265,16 @@
234265
#size-cells = <1>;
235266
ranges = <0x0 0x0 0x00100000 0x1c000>;
236267

268+
serdes0_clk: serdes_clk@4080 {
269+
compatible = "syscon";
270+
reg = <0x00004080 0x4>;
271+
};
272+
273+
serdes1_clk: serdes_clk@4090 {
274+
compatible = "syscon";
275+
reg = <0x00004090 0x4>;
276+
};
277+
237278
serdes_mux: mux-controller {
238279
compatible = "mmio-mux";
239280
#mux-control-cells = <1>;

0 commit comments

Comments
 (0)