Skip to content

Commit c9bfdf7

Browse files
Julien Thierryctmarinas
authored andcommitted
arm64: cpufeature: Set SYSREG_GIC_CPUIF as a boot system feature
It is not supported to have some CPUs using GICv3 sysreg CPU interface while some others do not. Once ICC_SRE_EL1.SRE is set on a CPU, the bit cannot be cleared. Since matching this feature require setting ICC_SRE_EL1.SRE, it cannot be turned off if found on a CPU. Set the feature as STRICT_BOOT, if boot CPU has it, all other CPUs are required to have it. Signed-off-by: Julien Thierry <[email protected]> Suggested-by: Daniel Thompson <[email protected]> Reviewed-by: Suzuki K Poulose <[email protected]> Reviewed-by: Mark Rutland <[email protected]> Acked-by: Catalin Marinas <[email protected]> Acked-by: Marc Zyngier <[email protected]> Cc: Will Deacon <[email protected]> Cc: Suzuki K Poulose <[email protected]> Cc: Marc Zyngier <[email protected]> Signed-off-by: Catalin Marinas <[email protected]>
1 parent a82785a commit c9bfdf7

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

arch/arm64/kernel/cpufeature.c

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1207,7 +1207,7 @@ static const struct arm64_cpu_capabilities arm64_features[] = {
12071207
{
12081208
.desc = "GIC system register CPU interface",
12091209
.capability = ARM64_HAS_SYSREG_GIC_CPUIF,
1210-
.type = ARM64_CPUCAP_SYSTEM_FEATURE,
1210+
.type = ARM64_CPUCAP_STRICT_BOOT_CPU_FEATURE,
12111211
.matches = has_useable_gicv3_cpuif,
12121212
.sys_reg = SYS_ID_AA64PFR0_EL1,
12131213
.field_pos = ID_AA64PFR0_GIC_SHIFT,

0 commit comments

Comments
 (0)