We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent bfb10c5 commit 6e03ee8Copy full SHA for 6e03ee8
arch/arm/boot/dts/socfpga.dtsi
@@ -768,6 +768,27 @@
768
};
769
770
771
+
772
+ l3regs@0xff800000 {
773
+ compatible = "altr,l3regs", "syscon";
774
+ reg = <0xff800000 0x1000>;
775
+ };
776
777
+ qspi: spi@ff705000 {
778
+ compatible = "cadence,qspi";
779
+ #address-cells = <1>;
780
+ #size-cells = <0>;
781
+ reg = <0xff705000 0x1000>,
782
+ <0xffa00000 0x1000>;
783
+ interrupts = <0 151 4>;
784
+ clocks = <&qspi_clk>;
785
+ ext-decoder = <0>; /* external decoder */
786
+ num-chipselect = <4>;
787
+ fifo-depth = <128>;
788
+ bus-num = <2>;
789
+ status = "disabled";
790
791
792
spi0: spi@fff00000 {
793
compatible = "snps,dw-spi-mmio";
794
#address-cells = <1>;
0 commit comments