Skip to content

Commit 6e03ee8

Browse files
Dinh NguyenDinh Nguyen
authored andcommitted
Add qspi for socfpga.dtsi
1 parent bfb10c5 commit 6e03ee8

File tree

1 file changed

+21
-0
lines changed

1 file changed

+21
-0
lines changed

arch/arm/boot/dts/socfpga.dtsi

Lines changed: 21 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -768,6 +768,27 @@
768768
};
769769
};
770770

771+
772+
l3regs@0xff800000 {
773+
compatible = "altr,l3regs", "syscon";
774+
reg = <0xff800000 0x1000>;
775+
};
776+
777+
qspi: spi@ff705000 {
778+
compatible = "cadence,qspi";
779+
#address-cells = <1>;
780+
#size-cells = <0>;
781+
reg = <0xff705000 0x1000>,
782+
<0xffa00000 0x1000>;
783+
interrupts = <0 151 4>;
784+
clocks = <&qspi_clk>;
785+
ext-decoder = <0>; /* external decoder */
786+
num-chipselect = <4>;
787+
fifo-depth = <128>;
788+
bus-num = <2>;
789+
status = "disabled";
790+
};
791+
771792
spi0: spi@fff00000 {
772793
compatible = "snps,dw-spi-mmio";
773794
#address-cells = <1>;

0 commit comments

Comments
 (0)