We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 193709c commit 35d38d1Copy full SHA for 35d38d1
drivers/gpu/drm/i915/i915_reg.h
@@ -786,6 +786,7 @@ enum skl_disp_power_wells {
786
#define DSI_PLL_M1_DIV_MASK (0x1ff << 0)
787
#define CCK_CZ_CLOCK_CONTROL 0x62
788
#define CCK_DISPLAY_CLOCK_CONTROL 0x6b
789
+#define CCK_DISPLAY_REF_CLOCK_CONTROL 0x6c
790
#define CCK_TRUNK_FORCE_ON (1 << 17)
791
#define CCK_TRUNK_FORCE_OFF (1 << 16)
792
#define CCK_FREQUENCY_STATUS (0x1f << 8)
drivers/gpu/drm/i915/intel_display.c
@@ -178,7 +178,8 @@ intel_pch_rawclk(struct drm_i915_private *dev_priv)
178
static int
179
intel_vlv_hrawclk(struct drm_i915_private *dev_priv)
180
{
181
- return 200000;
+ return vlv_get_cck_clock_hpll(dev_priv, "hrawclk",
182
+ CCK_DISPLAY_REF_CLOCK_CONTROL);
183
}
184
185
0 commit comments