@@ -338,10 +338,10 @@ def Instruction(name, opcode, type=None, validation=None, execution=None, operat
338
338
Instruction (r'\V128.\LOAD\K{16x4\_u}~\memarg' , r'\hex{FD}~~\hex{04}' , r'[\I32] \to [\V128]' , r'valid-load-extend' , r'exec-load-extend' ),
339
339
Instruction (r'\V128.\LOAD\K{32x2\_s}~\memarg' , r'\hex{FD}~~\hex{05}' , r'[\I32] \to [\V128]' , r'valid-load-extend' , r'exec-load-extend' ),
340
340
Instruction (r'\V128.\LOAD\K{32x2\_u}~\memarg' , r'\hex{FD}~~\hex{06}' , r'[\I32] \to [\V128]' , r'valid-load-extend' , r'exec-load-extend' ),
341
- Instruction (r'\V128.\LOAD\K{\_splat}~\memarg' , r'\hex{FD}~~\hex{07}' , r'[\I32] \to [\V128]' , r'valid-load-splat' , r'exec-load-splat' ),
342
- Instruction (r'\V128.\LOAD\K{\_splat}~\memarg' , r'\hex{FD}~~\hex{08}' , r'[\I32] \to [\V128]' , r'valid-load-splat' , r'exec-load-splat' ),
343
- Instruction (r'\V128.\LOAD\K{\_splat}~\memarg' , r'\hex{FD}~~\hex{09}' , r'[\I32] \to [\V128]' , r'valid-load-splat' , r'exec-load-splat' ),
344
- Instruction (r'\V128.\LOAD\K{\_splat}~\memarg' , r'\hex{FD}~~\hex{0A}' , r'[\I32] \to [\V128]' , r'valid-load-splat' , r'exec-load-splat' ),
341
+ Instruction (r'\V128.\LOAD\K{8 \_splat}~\memarg' , r'\hex{FD}~~\hex{07}' , r'[\I32] \to [\V128]' , r'valid-load-splat' , r'exec-load-splat' ),
342
+ Instruction (r'\V128.\LOAD\K{16 \_splat}~\memarg' , r'\hex{FD}~~\hex{08}' , r'[\I32] \to [\V128]' , r'valid-load-splat' , r'exec-load-splat' ),
343
+ Instruction (r'\V128.\LOAD\K{32 \_splat}~\memarg' , r'\hex{FD}~~\hex{09}' , r'[\I32] \to [\V128]' , r'valid-load-splat' , r'exec-load-splat' ),
344
+ Instruction (r'\V128.\LOAD\K{64 \_splat}~\memarg' , r'\hex{FD}~~\hex{0A}' , r'[\I32] \to [\V128]' , r'valid-load-splat' , r'exec-load-splat' ),
345
345
Instruction (r'\V128.\STORE~\memarg' , r'\hex{FD}~~\hex{0B}' , r'[\I32~\V128] \to []' , r'valid-store' , r'exec-store' ),
346
346
Instruction (r'\V128.\VCONST~\i128' , r'\hex{FD}~~\hex{0C}' , r'[] \to [\V128]' , r'valid-vconst' , r'exec-vconst' ),
347
347
Instruction (r'\I8X16.\SHUFFLE~\laneidx^{16}' , r'\hex{FD}~~\hex{0D}' , r'[\V128~\V128] \to [\V128]' , r'valid-vec-shuffle' , r'exec-vec-shuffle' ),
0 commit comments